



US005805987A

United States Patent [19][11] **Patent Number:** **5,805,987****Kamase**[45] **Date of Patent:** **Sep. 8, 1998****[54] DOUBLE BALANCED MIXER CIRCUIT WITH LESS POWER CONSUMPTION**

[76] **Inventor:** Fumihiko Kamase, c/o NEC Corporation, 7-1 Shiba 5-chome, Minato-ku, Tokyo, Japan

[21] **Appl. No.:** 718,176[22] **Filed:** Sep. 19, 1996**[30] Foreign Application Priority Data**

Nov. 10, 1995 [JP] Japan 7-317266

[51] **Int. Cl.⁶** H04B 1/28[52] **U.S. Cl.** 455/326; 455/333; 327/359

[58] **Field of Search** 455/323, 325, 455/326, 327, 330, 333, 317, 318, 319, 118, 119; 327/113, 355, 356, 357, 359

[56] References Cited**U.S. PATENT DOCUMENTS**

4,058,771 11/1977 Oshawa et al. 455/333
 5,548,840 8/1996 Heck 455/326
 5,630,228 5/1997 Mittel 455/333


OTHER PUBLICATIONS


T. Tsukahara, et al., "A Low-Voltage 2-GHz Si-Bipolar Direct-Conversion Quadrature Modulator", Technical Report of IEICE, ICD94-61, 1994, pp. 23-30.

T. Tsukahara, et al., "WP 2.6: A 2V 2GHz Si-Bipolar Direct-Conversion Quadrature Modulator", 1994 IEEE International Solid-State Circuits Conference, pp. 40-41 and 306.

Primary Examiner—Thanh Cong Le*Attorney, Agent, or Firm*—Ostrolenk, Faber, Gerb & Soffen, LLP**[57] ABSTRACT**

A double balanced mixer circuit of reduced power consumption includes two single balanced mixer circuits each of which has a pair of first transistors. Output side terminals of the first transistors are cross-coupled between the two pairs, and first differential signals are supplied to control terminals of the first transistors. Connected in series to each pair of first transistors is a second transistor of a pair of second transistors. The double balanced mixer circuit also includes a differential amplifier circuit including a pair of third transistors, with fourth transistors connected to the pair of third transistors. The fourth transistors function as constant current sources for the pair of third transistors. Second differential signals are supplied to control terminals of the third transistors and differential output terminals of the third transistors are directly coupled to control terminals of the pair of second transistors.

16 Claims, 5 Drawing Sheets



[11] **Patent Number:** **5,933,771**

[45] **Date of Patent:** **Aug. 3, 1999**

- | | | | |
|-----------|---------|----------------------|---------|
| 5,233,311 | 8/1993 | Chevallier | 330/252 |
| 5,355,534 | 10/1994 | Kimura | 455/323 |
| 5,589,791 | 12/1996 | Gilbert | 327/359 |
| 5,809,410 | 7/1993 | Stuebing et al. | 455/333 |
| 5,874,857 | 3/1995 | Roth et al. | 330/254 |

- | | | | |
|-----------|--------|-------------|---------|
| 5,874,857 | 3/1995 | Roth et al. | 330/254 |
|-----------|--------|-------------|---------|

- FOREIGN PATENT DOCUMENTS

- | | | |
|-----------|--------|----------------------|
| 0 634 835 | 1/1995 | European Pat. Off. . |
| 2 239 752 | 7/1991 | United Kingdom . |

- Primary Examiner*—Reinhard J. Esenzope

- Assistant Examiner—Duc Nguyen*

- [57]
- ABSTRACT**

- The functionality of a variable gain controlled amplifier and a tree mixer are combined to provide a variable gain controlled mixer. In constructing the combination, both the current-to-voltage conversion output stage of the mixer, and the voltage-to-current conversion input stage of the variable gain amplifier are removed. Both the variable gain stage and the mixing stage are connected in parallel to modify the input current. Other configurations are provided, including a single balanced mixer, and a folded mixer.

- [58] **Field of Search** 455/333, 326,
455/250.1, 323, 330, 254, 313; 327/355,
359. 113; 330/254. 252

- [56]
- References Cited**

U.S. PATENT DOCUMENTS

- | | | | |
|-----------|---------|-----------------------|---------|
| 4,704,738 | 11/1987 | Graziadei et al. | 455/253 |
| 4,931,746 | 6/1990 | Trankle et al. | 330/254 |

21 Claims, 10 Drawing Sheets

